Memories construction algorithms at register-transfer level

We present a memory construction algorithm at register-transfer level (RTL). which supports the current design methodologies using high-level design and design reuse. The algorithm synthesizes the source memory using one or more memory modules from a target memory library. We define three sub-problems, i.e. port, bit-width and word construction and finally we combine these solutions into an efficient memory-construction algorithm.