200 Mbit/s 4-symbol arithmetic encoder architecture for embedded zero tree-based compression | IEEE Conference Publication | IEEE Xplore