Integrated approach to optimized code generation for heterogeneous-register architectures with multiple data-memory banks | IEEE Conference Publication | IEEE Xplore