Limitations of criteria for testing transistor circuits for multiple DC operating points | IEEE Conference Publication | IEEE Xplore