Double-gate fully-depleted SOI transistors for low-power high-performance nano-scale circuit design | IEEE Conference Publication | IEEE Xplore