Development and optimization of substrate failure analysis techniques for chip scale packages | IEEE Conference Publication | IEEE Xplore