Design methodology and practice of VLSI functional test synthesis

The paper presents a methodology overview for test synthesis of VLSI and ASIC systems using an automated process of VHDL synthesis simultaneously with Automatic Functional Test Generator (AFTG). The determination of the test efficiency of instruction mixes is discussed.