A RAM architecture for concurrent access and on chip testing | IEEE Journals & Magazine | IEEE Xplore