Flexible and configurable integer 1-D discrete wavelet transform architecture in FPGAs using digit-serial technique

The presented architecture allows to configure the discrete 1-D wavelet transform (DWT) computing (number of samples and number of octaves) from the outside and verifies if the given configuration is a right option before beginning the transform process. The reached configuration is not missed when the process is finished and can be used again for another data sequence without the need of a reset. This is useful for expanding this architecture towards the 2-D DWT. The architecture has been compiled on the Max+Plus II environment for FLEX 10K devices with different types of synthesis. It was described using AHDL (Altera Hardware Description Language) in a parameterized format, which facilitates the implementation of the same architecture with different characteristics.