An application specific multi-port RAM cell circuit for register renaming units in high speed microprocessors

We present a novel custom circuit for superscalar microprocessor renaming unit and compare its performance with a conventional design, referring to an industrial 0.35 /spl mu/m CMOS process. Speed and power consumption are significantly improved.