Low power driven re-synthesis algorithm for heterogeneous FPGA under delay constraint

In this paper, we propose a low power driven re-synthesis algorithm for LUT-based heterogeneous FPGA under delay constraint. We start with a delay optimal solution by using HeteroMap. The solution is then processed to reduce the power consumption and the circuit delay is held. Experimental results show that power consumption of the original mapping solution has been reduced by 15.02%. In addition, our algorithm can further reduce the power consumption when the delay constraint is relaxed.