A distributed globally replaceable redundancy scheme for sub-half micron ULSI memories and beyond | IEEE Conference Publication | IEEE Xplore