The nonvolatile cell hidden in standard CMOS logic technologies

An electrically programmable cell is described which is latently available in virtually all modern CMOS logic processes. The cell consists of an n-ch and a p-ch device with their gates coupled together to form the floating gate. The element may be used to adjust circuit function, timing, zero adjust, etc.