Power supply induced jitter modeling of an on-chip LC oscillator

This paper concentrates on developing a closed-form small signal model to determine the power supply induced jitter (PSIJ) for on chip LC based voltage controlled oscillator (VCO). To determine the source of the PSIJ, we have developed a Mathcad model which is used to optimize the VCO design in order to achieve the lowest possible jitter allowed by its architecture.