A virtual 3-D multipole accelerated extractor for VLSI parasitic interconnect capacitance | IEEE Conference Publication | IEEE Xplore