The effect of stress interruption and pulsed biased stress on ultra-thin gate dielectric reliability | IEEE Conference Publication | IEEE Xplore