Performance optimization of 60 nm channel length vertical MOSFETs using channel engineering | IEEE Conference Publication | IEEE Xplore