Synthesizing a long latency unit within VLIW processor | IEEE Conference Publication | IEEE Xplore