Combination of TCAD and physical MOSFET model for LSI development time reduction

Advantage of MOSFET SPICE parameter prediction by combining TCAD and BSIM3 model is presented. This method can release sufficient SPICE parameters without wafer fabrication. Lithography TCAD can reduce pattern optimization work. Device development time reduction is also presented with fabricated SRAM results.