Combining logic minimization and folding for PLAs | IEEE Journals & Magazine | IEEE Xplore