Synchronization issues in SDH networks

From the perspective of the history of network synchronization, the paper proposes several synchronization issues in SDH networks. The architecture of the SDH equipment clock (SEC) is also presented. The role and the implementation of desynchronizer, one of the SDH key components, is discussed in detail. Some points to be considered when designing a digital synchronization network are also outlined.