Low level watermarking of VLSI designs for intellectual property protection

We propose a method for watermarking, called "fingermarking", for integrated circuit design at the physical design level. The watermark is embedded in the transistor layout, making our method applicable to digital, analog, and mixed-signal SOC designs. We show that a robust watermark can be applied to many designs, and can be implemented with little or no cost in circuit area or performance.