Power minimization derived from architectural-usage of VLIW processors | IEEE Conference Publication | IEEE Xplore