Structural testing on real boards

Summary form only given. For structural interconnect testing a graph is generated from the physical layout of the interconnects. The vertices are then colored. The number of colors determines the number of different serial test patterns needed. Based on real PCB layout data, we give experimental results that show how the choice of the graph generation method and of the coloring algorithm influence the number of colors.