A method for reduced-order modeling and simulation of large interconnect circuits and its application to PEEC models with retardation | IEEE Journals & Magazine | IEEE Xplore