One application of SOI memory cell-memory array

A way of designing a flash memory array is illustrated. We explain the general principles of operation of a SOI flash memory cell which uses the standard way to write information and a novel method to erase information. Performances obtained by this analysis are applied to a simple memory array. An example of a layout design of 16/spl times/16 memory chip is included.