Joint design of digital and analog processing for downlink C-RAN with large-scale antenna arrays | IEEE Conference Publication | IEEE Xplore