Architecture and implementation of a single-chip programmable digital television and media processor | IEEE Conference Publication | IEEE Xplore