A high speed transmission/reception circuit for HDTV encoder based on parallel FIFO structure | IEEE Conference Publication | IEEE Xplore