An analytical model for segmented bus enhanced network on chip | IEEE Conference Publication | IEEE Xplore