General purpose neuroemulator architecture: design and VHDL simulation | IEEE Conference Publication | IEEE Xplore