Jitter estimation methodology for clock chips

A simulation methodology is developed for clock chips to predict their AC performance more accurately. Power bus modeling is shown to lead to more accurate and predictable jitter values. Jitter variation is plotted for a typical set of 2CPU-7PCI simultaneously switching pads, for the variation in inductance, capacitive load and frequency.