Hierarchical test generation for systems on a chip | IEEE Conference Publication | IEEE Xplore