Tile size selection for optimized memory reuse in high-level synthesis | IEEE Conference Publication | IEEE Xplore