Bezier curve rendering on Virtex/sup TM/

This report investigates how some of the new features in Xilinx's Virtex FPGA may be use to support the efficient implementation of a graphics application via a synthesis flow. The principle new features that we investigate are BlockRAM, distributed RAM, special support for multiplication and the fully digital delay-locked loop (DLL) for controlling multiple clock domains.