Device and process design of leading edge transistors for performance and yield

The three-dimensional (3D) nature and continued dimensional scaling of Fin-, Nanowire-, and Gate-All-Around-FETs raise a host of unique challenges to device and process design that impact both performance and yield. We highlight selected technology challenges and solutions, specifically doping requirements for isolation, SD/E, and contact, as well as a new advanced planarization technique.