Investigation of a layout technique for single-event transient mitigation

A layout technique via pulse quenching is tested in this paper. The limitation of layout technique is found by 3D device experiment. The new requirement of layout technique can be affirmed that layout technique via pulse quenching is more suitable in nMOS under 90nm technology.