TAT- and cost-reduction strategies in LSI manufacturing test process | IEEE Conference Publication | IEEE Xplore