A parallel /spl Sigma//spl Delta/ modulator

A sigma delta ADC modulator architecture is described. The modulator performs the processing of two or more clock cycles in parallel. In contrast to previously published parallel sigma delta architectures, an increase in the number of integrators is not required. Rather, the number of signal inputs to the integrators is increased as is the number of quantisers.