Co-design of a low-latency centralized controller for silicon photonic multistage MZI-based switches

An FPGA-based centralized controller architecture for silicon photonics switches is experimentally demonstrated achieving scheduling decision in one clock cycle. The FPGA simultaneously operates as the controller, and the traffic payload generator with error detection.