Modeling Superscalar Processor Memory-Level Parallelism | IEEE Journals & Magazine | IEEE Xplore