Etch process development for FLARE/sup TM/ for dual damascene architecture using a N/sub 2//O/sub 2/ plasma | IEEE Conference Publication | IEEE Xplore