A vertical Si/Si/sub 1-x/Ge/sub x/ heterojunction pMOSFET with reduced DIBL sensitivity, using a novel gate dielectric approach | IEEE Conference Publication | IEEE Xplore