A new approach on power estimation of CMOS sequential logic circuits

Power estimation for CMOS sequential circuits is difficult because of sequential feedback loops embedded in the circuits. This paper presents a new method which applies probabilistic propagation and an iteration method to obtain the transition probability of circuit internal nodes. The time and space complexity of computation is improved by compacting the circuit before calculation. Experimental results show that our method is applicable even for large sequential circuits.