An intra-tile cache set balancing scheme | IEEE Conference Publication | IEEE Xplore