Loop optimization in presence of STT-MRAM caches: A study of performance-energy tradeoffs | IEEE Conference Publication | IEEE Xplore