Logical model for representing uncertain statuses of multiple-valued logic systems realized by min, max and literals | IEEE Conference Publication | IEEE Xplore