Switching well noise analysis and minimization strategy for low V/sub th/ CMOS integrated circuits

An accurate equation and solution to estimate switching well noise in CMOS integrated circuits with low V/sub th/ is proposed. The propagation characteristics of the noise are fully analyzed with a distributed parameter model, which enables us to derive a novel design guideline and layout strategy to minimize switching well noise.