Flexible reconfigurable multiplier blocks suitable for enhancing the architecture of FPGAs

A new architecture is proposed for configurable blocks which can be used to dynamically construct multipliers. An array of these blocks is capable of being configured to perform any 8m by 8n bits signed/unsigned binary multiplication. The new design is based on the radix-4 overlapped multiple-bit scanning algorithm. This yields excellent multiplication times, at the same time allowing multiply accumulate (MAC) operations, without modification. The new design is compared to our previous scheme, and shown to be both faster and require fewer transistors.