Low power sequential circuits using improved clocked adiabatic logic in 180nm CMOS processes | IEEE Conference Publication | IEEE Xplore